

Method and Example of Errors Evaluation During the Conversion of a Band Wide Signal

Petre Tzv. Petrov¹

Abstract - There is a possible solution of the classical problem for calculating the sampling frequency F_d when sampling analog signal with several components (a band wide signal). The example has five frequency components. For each frequency component F_s a sampling factor $N=F_d/F_s$ and an amplitude error E_{max} is calculated.

Keywords - sampling frequency, errors, band wide signal

I. INTRODUCTION

Sampling a band wide signal (BWS) is a common task in the signal processing electronic equipment. During this process a lot of parameters should be evaluated in order to have knowledge about the differences between the analog signal (AS) or the “analog original” and its digital representation (the “digital copy” or the approximation of the AS). Normally, as a result of this evaluation the following parameters should be calculated:

- Signal sampling factor (SSF) $N=F_d/F_s$ where F_d is the sampling frequency and F_s is the maximal frequency of interest in the BWS. The SSF was discussed in [1,2]. Most frequently (but not always) the SSF N is greater or equal to 2 ($N \geq 2$).
- Calculating the minimum number of the converters bits (MNCB) n in order to neglect the converters error.
- Calculating the differences (e.g. amplitude errors, peak to peak amplitude errors, etc) between the AS and its digital approximation.

The purpose of this paper is to apply the method developed by the author in [1, 2, 3] and to give an example of amplitude errors evaluation during the sampling of a band wide signal (BWS) (AS build by several sinusoidal and cosinusoidal (SS and CS) components).

II. THE TASK

Definition: The simplest BWS which contains two line in its spectrum (one of them is the Direct Current (DC) component with amplitude B and the other is a SS with frequency F_s , amplitude A_m and phase φ), has four basic parameters (A_m , F_s , φ , B) and could be defined with Eq. 1

$$A=A_m \cdot \sin(2 \cdot \pi \cdot F_s \cdot t + \varphi) + B \quad (1)$$

¹ Petre Tzvetanov Petrov is with “Microengineering”-Sofia, Bulgaria and expert-lecturer with OFPPT-Casablanca, Morocco. E-mails: ppetre@caramail.com and ptzvp@yahoo.fr.

Assuming $B=0$ and $\varphi=0$ in (1) simplifies the Eq. (1) of AS but does not reduce the number of the parameter to reconstruct to two. It is just giving the value of zero to two of them. Consequently in order to reconstruct this AS in a simple way we are in need of sampling factor $N \geq 4$ [1, 3] or one sample per parameter to reconstruct.

It was proven in [3] that the maximum amplitude error E_{max} during sampling the SS $A=A_m \cdot \sin(2 \cdot \pi \cdot F_s \cdot t)$ is calculated with Eq. 2

$$E_{max} = (1 - \sin(90 - (180/N))) \quad (2)$$

where $N=F_d/F_s$ is the SSF (in this case $N \geq 2$) and the number of the converter bits n should be infinity ($n \rightarrow \infty$).

In this paper we will examine an example of sampling a BWS with five spectrum components with different amplitudes. The signal is defined by Table 1. The phase relations are defined in one particular moment and could vary in time due to instability of the parameters of the sources and the circuits. The components of the AS could exist in any combinations (some or all of the components could disappear temporarily).

The task consist of calculating the SSF N , the sampling frequency F_d and the number of the converters bits n in order to satisfy the following conditions:

- Maximal amplitude error E_{max} (assuming E_{max} equal to resolution of the converter in amplitude) for every frequency component should be less than $\pm 5\%$;
- Maximal amplitude error E_{max} should be distributed between the amplitude error E_N from the SSF N and error E_{adc} from the limited number of the converters bits n .
- We will chose an appropriate analog to digital converter (ADC) with the calculated number of bits n and conversion time T_c .

III. THE SOLUTION

The problem will be solved in several steps (common for most of the similar applications).

Step 1: Evaluation of the maximal signal amplitude A_{smax} and calculating the full scale voltage V_{fs} of the converter.

Since the phase of each of the signal components is unknown and could be variable the evaluation of the maximal signal amplitude (A_{smax}) and the maximal signal peak-to-peak amplitude (A_{spmax}) could be made accordingly to the worst case scenario principle “The maximal signal amplitude could be as high as the sum of the amplitudes of its components”. In this case the sum of the amplitude of all

components is $A_{max} \leq 4.9V$ and $A_{spmax} = 2 * A_{max} \leq 9.8V$.

The full scale (FS) voltage of the converters V_{fs} should be higher or equal to A_{pmax} . We are choosing V_{fs} approximately 10V because this is one of the industry standard voltage ranges. Also we could select an industry standard voltage reference source with $V_{ref} = 10.240V$.

V_{ref} , V_{fs} , the minimal (V_{inmin}) and maximal (V_{inmax}) input voltage of the converter should be appropriately selected in order not to have underflow or overflow of the input range. It is desirable that the maximum of the input signal to use at least the half of the input range of the ADC (to be higher than $V_{fs}/2$ and to activate all of the ADC bits. For this purpose the maximum amplitude and peak to peak amplitude of the AS should be evaluated. This could be done in a theoretical or in practical way or in both ways. The minimal value of AS should be at least $10 * LSB$ (LSB = Least Significant Bit) in order to maintain at least 10% relative accuracy. The "underflow" and the "overflow" should be avoided because there will be irreversible loss of information. In most of the cases selecting an industry standard input range is making easier the practical implementation.

In this example the sum of the amplitude of frequency components A_{max} is

$$A_{max} = A_1 + A_2 + A_3 + A_4 + A_5 = 4.9V$$

We could admit that the maximal amplitude of the AS is not higher than 4.9V and the maximal peak-to-peak amplitude of the signal is not greater than $2 * 4.9V = 9.8V$. V_{fs} and the V_{ref} of the ADC could be chosen at industry standard 10.240V. With $V_{ref} = 10.240V$, the minimal output voltage will be 0.0V and the maximal will depend of the number of the converter bits and should be higher than 9.8V calculated above or $V_{fs} > 9.8V$. From the other side normally we are having $V_{fs} = V_{ref} - 1 * V_{lsb}$, where V_{lsb} is the voltage step for one LSB.

TABLE I
AN EXAMPLE OF BAND WIDE SIGNAL WITH FIVE COMPONENTS

Input test signal				
# (I)	Component	$A_m = A_{pp}/2$	A_{pp}	F_{si}
1	DC	2.5V*	5V	0Hz*
2	SS	0.6V	1.2V	2.5Hz
3	CS	0.8V	1.6V	22Hz
4	SS	0.3V	0.6V	150Hz
5	CS	0.7V	1.4V	460Hz
Obtained results after the sampling (n=10 bit)				
# (I)	$\pm 5% * A_m$	Number of LSB	$N_i = F_d / F_s$	E_{max} , [%]
1	$\pm 125mV$	± 12.5	∞	0.0
2	$\pm 30mV$	± 3	1840	0.000146
3	$\pm 40mV$	± 4	209.1	0.0113
4	$\pm 15mV$	± 1.5	30.7	0.523
5	$\pm 35mV$	± 3.5	10	4.83

Notes: (*) – conditional value; (#) the index is changing from 1 to 5 because the signal has five frequency components; SS/CS – sinusoidal/cosinusoidal signal; The results are for $F_d = 4600Hz$, $n = 10$ bit, $LSB = 10mV$ and $E_{adc} = \pm 0.0488\%$.

Step 2: Calculating the number of the converters bits

We have to estimate the effective resolution for each signal component and especially the case with the component with the smallest amplitude (component #4 in this case). The resolution for the component #4 or Res_{min4} should be less than $\pm 15mV$ ($\pm 5%$ from 0.3V) or

$$Res_{min4} = \pm 5% * A_{m4} = \pm 3% * 0.3V = \pm 15mV \leq \pm 0.5 * LSB$$

Now we could calculate the maximal value of one LSB.

$$\text{If } \pm 0.5 * LSB \leq \pm 15mV, \text{ then } 1 * LSB \leq 30mV$$

It is possible to calculate the minimal number of the equally spaced step in the transition characteristic of the converter L_{vmin} in order to have Res_{min4} equal to one level

$$L_{vmin} = V_{fs} / Res_{min4} = 10V / 30mV = 333.3 \text{ levels.}$$

The minimal number of the ADC bits is

$$n_{min} = \lg(L_{vmin}) = \lg(333.3) = 8.38 \text{ bits}$$

We could choose a 9-bit converter. But a good idea is to use a converter with from 1 to 4 bits more than the calculated value due to the additional sources of errors. With $n = 10$ bits the levels are

$$L_v(n) = L_v(10) = 2^{*} \exp(10) = 1024 \text{ levels}$$

This is satisfying our solution because

$$L_v(10) = 1024 \text{ levels} > L_{vmin} = 333.3 \text{ levels}$$

In case of 10-bit converter one LSB will correspond to 10mV because

$$V_{lsb} = V_{ref} / 2^{\exp(n)} = 10240mV / 1024 = 10mV < 30mV$$

The maximal input voltage for the ADC is

$$V_{fs} = V_{ref} - 1 * LSB = 10240mV - 10mV = 10230mV$$

The resolution of the ADC is

$$Res(n) = Res(10) = \pm 0.5 * V_{lsb} = \pm 10mV / 2 = \pm 5mV$$

And correspond to the task because

$$Res_{min4} < \pm 15mV.$$

The error of the ideal 10-bit ADC E_{adc} is

$$E_{adc}(10) = (\pm 1/2) * V_{lsb} = (\pm 1/2) * 100\% / 2^{\exp(n)} =$$

$$= (\pm 1/2) * 100\% / 2^{\exp(10)} = \pm 0.0488\%$$

It is important to note two results:

- Usually, the sampling error (SE) of the components with highest frequency depends mainly from the SSF N .
- Usually, the SE of the components with the lowest frequencies depends mainly on the number of the converters bits n .

As we could see from the Table I that for the components 1, 2 and 3 the error E_N is less than E_{adc} , and for the components 4 and 5 E_N is greater than E_{adc} .

Step 3: Calculating $N = F_d / F_s$ and F_d

Accordingly to the theorem of Kotelnikov-Shannon-Whitaker the sampling frequency F_d should be chosen according to the Eq. 3

$$F_d = 2 * F_{smax} = 2 * F_{s5} = 2 * 460Hz = 920Hz \quad (3)$$

Here will apply the approach discussed in [1, 2, 3]. We will calculate the SSF $N = F_d / F_s$ for each frequency component. A special attention should be paid to the component with the highest frequency because it will be with the smallest SSF and with the highest possible amplitude error. In this example the component #5 with amplitude $A_{m5} = 0.7V$ and with frequency

$F_s=460\text{Hz}$ has the maximal signal frequency. The amplitude resolution for this component is $\pm 35\text{mV}$ or $\pm 5\% \cdot A_m$.

The amplitude error of $\pm 5\%$ should be distributed between:
 1/ The amplitude error AN_5 due to the finite SSF $N_5=F_d/F_s$;
 2/ The error of the converter E_{adc} (In the ideal case E_{adc} is the same for all frequency components).

We could apply the model of the maximal or root-mean-square (rms) error or any other appropriate model. The second is given with the formulae:

$$E_{a5rms} = \sqrt{EN_{5rms}^2 + E_{adc rms}^2}$$

Where E_{a5rms} is the rms error for the component #5, $E_{adc rms}$ is the rms error for an ideal 10-bit ADC.

If we apply the model for the maximal error for the component #5 we will obtain.

$$EN_{5max} = EN - E_{adc} = 5\% - 0.0488\% = 4.95\%$$

Usually for the highest frequency component the difference between EN_{5rms} and EN_{5max} is small. Also, for the highest frequency components E_{adc} is smaller than EN . (The error of the finite number of bits n is lower than the amplitude error from the possible not sampling the SS/CS in its maximum which depend on the SSF $N=F_d/F_s$)

We are calculating the SSF for the component #5:

$$N_5 = 180 / (90 - \arcsin(1 - EN_{5max})) = 180 / (90 - \arcsin(1 - 0.0495)) = 9.94$$

We are accepting $N_5=10$ and the sampling frequency F_d is

$$F_d = N_5 \cdot F_s = 10 \cdot 460\text{Hz} = 4600\text{Hz}$$

The sampling period T_d is

$$T_d = 1/F_d = 1/4600\text{Hz} = 217.39\mu\text{s}$$

Now with sampling frequency $F_d=4.6\text{kHz}$ we have the guarantee that with 10-bit ADC all components of the AS will be converted (transferred into digital codes) with amplitude error less than required $E_{amax}=\pm 5\%$.

The Eq. 2 could be used in order to calculate the maximal possible amplitude error for each component for $F_d=4600\text{Hz}$. The results are given in Table 1 ($EN_{1max}=0.0$, $EN_{2max}=0.000146\%$, $EN_{3max}=0.0113\%$, $EN_{4max}=0.523\%$, $EN_{5max}=4.83\%$).

It should be noted that the following equation $n = \lg(1/E_{max})$, [bit] could be considered as the quantity of information in amplitude transferred from the AS to its digital "copy" (if E_{max} is considered equal to one step of the transfer characteristic of the converter).

IV. SELECTING AN APPROPRIATE ADC

There are a lot of ADC with accuracy of 10 or more bits, with serial or parallel output interface and with conversion time T_c less than 200 μs which are suitable candidates for that task. The solution will be tested on a 8-bit 6809 microprocessor and the ADCs with parallel interface were selected:

- 10-bits ADCs: AD571K ($T_c=25\mu\text{s}$), AD573K ($T_c<20\mu\text{s}$) and AD579 ($T_c<1.8\mu\text{s}$).
- 12-bits ADCs: AD572 ($T_c<25\mu\text{s}$), AD574AK ($T_c<35\mu\text{s}$), AD674A ($T_c=15\mu\text{s}$) and ADADC80 ($T_c=25\mu\text{s}$).

Also, there are several micro-controllers with 10-bit internal ADC which could be used as an intelligent peripheral ADC to the testing system (e.g. PIC 18F876, 68HC12 etc.).

The internal source of errors and code distribution of ADC should be evaluated before taking the final decision.

If we are using the 10-bit ADC with parallel outputs AD574AK ($T_c<35\mu\text{s}$, $LSB=10\text{mV}$) without S/H we could sample AS with peak to peak amplitude $A_{pp}=10\text{V}_{pp}$ and frequency $F_{smax}(adc)$, calculated with the formula:

$$F_{smax}(adc) = 0.5 \cdot LSB / (\pi \cdot A_{pp} \cdot T_{adc}) = 5\text{mV} / (\pi \cdot 35\mu\text{s} \cdot 10\text{V}_{pp}) = 4.5\text{Hz}$$

If we choose ADC AD574AK together with SH AD585 we could sample AS with peak to peak amplitude up to 10V_{pp} and frequency up to 10 kHz. In most of the cases the AS at the ADC input should not change more than $\pm 0.5 \cdot LSB$ (sometimes even less than that value) for the time of one conversion (in this case $T_{cmax}=35\mu\text{s}$). From the practical point of view the ADC with internal SH are interesting, e.g.:

- 10-bit ADC AD7579/AD7580 with up to 50000 conversions/sec and "band wide" up to 25KHz;
- 12-bit AD678 with up to 200000 conversion/sec and "band wide" up to 500 KHz

We will choose the model AD571K ($T_c=25\mu\text{s}$, $n=10$) because its parameters are satisfying and the price is acceptable.

V. SELECTING A SAMPLE AND HOLD CIRCUIT

We should select an appropriate SH circuit in order to sample and hold the AS during the conversion time of the ADC. During the selection process the following should be taken into the consideration:

- The aperture time $T_{ap}(sh)$ of the SH should be low enough for the selected ADC ($n=10$ bits in this case), maximal signal frequency ($F_{smax}=460\text{Hz}$) and sampling frequency $F_d=4.6\text{KHz}$ ($T_d=217.4\mu\text{s}$);
- The "sample time" T_s should be much lower than T_d in order not to increase the conversion time T_c of the ADC. For example with $T_d=217.4\mu\text{s}$ we should select $T_s<10\mu\text{s}$ in order to have accuracy less than $\pm 0.5 \cdot LSB = \pm 0.0488\%$.

We will use SH model SHC298AM of Burr-Brown. It has 12-bit accuracy, band wide for large signal ($\pm 10\text{V}$) up to 16 kHz (with hold capacitor $C_h=10\text{nF}$), SR of the output voltage typically $2\text{V}/\mu\text{s}$, maximal aperture time $T_{apmax}=200\text{ns}$ and sample time with accuracy of 0.01% when the input voltage is changed with step 10V less than $10\mu\text{s}$. In order not to increase the conversion error of the ADC the signal of the SH input should not change during the conversion more than the value $E_a(S/H)$ calculated below

$$E_a(S/H) < \pm 0.5 \cdot LSB = \pm 0.0488\% = \pm 5\text{mV}$$

The maximal frequency of the SS with peak to peak amplitude $A_{pp}=V_{fs}=10.230\text{V}$, which could be processed with SH with aperture time error less than $\pm 0.5 \cdot LSB$ is

$$F_{smax}(S/H) = E_a(S/H) / (\pi \cdot T_{apmax} \cdot A_{pp}) = 5\text{mV} / (3.14 \cdot 200\text{ns} \cdot 10.23\text{V}) = 779\text{Hz} > 460\text{Hz}$$

The frequency calculated above is higher than the maximal frequency component ($F_s=F_{max}=460\text{Hz}$) and consequently the choice of the SH is appropriate.

If the peak to peak amplitude is $A_{pp}=10\text{V}$ and the resolution of ADC is $E_{adc}=\pm 5\text{mV}$ and the maximal signal

frequency is $F_{\text{max}}=460\text{Hz}$ we could calculate the maximal allowed aperture time T_{apmax} for SH

$$T_{\text{apmax}} = E_{\text{adc}} / (\pi * A_{\text{pp}} * F_{\text{max}}) = 5\text{mV} / (\pi * 460\text{Hz} * 10.23\text{V}) = 338\text{ns}.$$

The sample and hold factor (SHF) N_{sh} is defined with the Eq. 4 in [1]:

$$N_{\text{sh}} = T_{\text{apadc}} / T_{\text{apsh}} \quad (4)$$

Where T_{apadc} is the aperture time of the ADC (or the conversion time of the ADC) and T_{apsh} is the aperture time of SH. In fact the aperture time of SH (T_{apsh}) is replacing the aperture time of ADC (T_{apadc}).

In fact SH is useful only if $T_{\text{apsh}} \ll T_{\text{apadc}}$. This is the reason of introducing the parameter "sample and hold factor" (SHF) given with the Eq. (4) which is measuring the effectiveness of the addition of the SH in front of ADC. Normally SHF $N_{\text{sh}} \gg 1$ and is guaranteeing then the band with of the ADC will be enlarged with the addition of SH and not reduced. More information about the ADC and SH could be found in [4, 5].

VI. THE IMPORTANCE OF THE RELATIVE ACCURACY AND THE AMPLITUDE ERROR

When the amplitude of the AS to be sampled is changing the number of bits activated is changing also. Lets us compare the cases of two samples from two different signals sampled with 10-bit ADC with codes from 0 to 1023:

Case 1: The samples are in the range from 0 to $10 * \text{LSB}$.

Case 2: The samples are in the range from 0 to $600 * \text{LSB}$.

In both cases the absolute rounding error is $\pm 0.5 * \text{LSB}$ or $\pm 0.0488\%$ (for $n=10\text{bit}$) from the full scale (FS). The relative rounding error is quite different in both cases. In the first case the relative error E_1 is

$$E_1 = 100\% * (\pm 0.5 * \text{LSB} / 10 * \text{LSB}) = \pm 5\%$$

In the second case the relative error E_2 is

$$E_2 = 100\% * (\pm 0.5 * \text{LSB} / 600 * \text{LSB}) = \pm 0.083\%$$

If the samples are processed digitally (for example in the same filter section) the results from the processing the second signal will be much more accurate.

In conclusion there is a need of formula guaranteeing the maximal amplitude error (the maximal difference between the amplitude value of the signal and the maximal sample) which in fact is guaranteeing that at least one sample per period will have at least the guaranteed amplitude. The Eq. (2) is guaranteeing the maximal amplitude error E_{amx} during the sampling a SS with amplitude A and the maximal value A_{max} of the samples after the ADC or $A_{\text{max}} = A - E_{\text{amx}}$.

VII. CONTROL OF THE SOLUTION

The AS coming from most the signal sources is band limited ($F_{\text{max}} \ll \infty$) and with limited peak-to-peak amplitude ($A_{\text{pp}} \ll \infty$). That means that it has a limited maximal slew rate ($SR_{\text{max}} \ll \infty$) and could be represented as a finite sum of SS and CS and a direct current (DC)

component. These AS could be modeled successfully with a set of analog or digital sinusoidal generators.

The control of the solution is made with modeling the example given before with set of SS and CS signal generators and comparing the signal before ADC with signal after the reconstructing DAC. Moreover the samples are stored in the memory and sorted in order to find the maximal and minimal value and errors are searched. Five signal sources were used and a five input precision summing stage with TL071 or LF356 operational amplifier was used.

The amplitude, frequency, phase and a DC component of each signal component were evaluated and compared with the input signals. The test was made for any signal component and for any combination of them. When two or more signal components are added and processed the inter-modulation distortions (IMD) were discarded in order to simplify the task. The hardware is described in [2].

VIII. CONCLUSIONS

A method and example of errors evaluation during the sampling of a BWS was given. The SSF $N = F_d / F_s$, the sampling frequency F_d , the maximal amplitude error E_{max} , the number of the converters bits n and the SHF N_{sh} were calculated in order to satisfy previously done amplitude error for each signal component. Electronic components for a practical realization were selected.

The method is simple and effective and is applicable for any analog to digital conversion system. It is applicable to system with microprocessor, micro-controllers and a free running ADC+DAC system and is useful for testing analog channels including analog to digital conversion.

This example is an application of the method of evaluation of the amplitude errors during A to D conversion of single or multi-tone signal. It is important because due to the phase changes and/or instability of some frequency component could be lost or and adverse interference could be produced.

Work should be done in order to build much more representative and comprehensive models and equipment of the sampling and signal reconstruction process.

REFERENCES

- [1] Petrov P. Tzv., "Sampling factor and amplitude errors during the sinusoidal and cosinusoidal signal conversion", *ICEST-2004*, June 16-19, Bitola, Macedonia.
- [2] Petrov P. Tzv., "Method and examples of calculating the sampling frequency when the maximum rate of change and amplitude of the signal are known", *ICEST-2004*, June 16-19, Bitola, Macedonia
- [3] Petre Tzv. Petrov, "Method of calculating the sampling frequency in function of the maximal error of signal conversion". *Telecom-2003*, Varna, 9-11 October, 2003, Bulgaria.
- [4] Analog Devices Inc., CD ROM 2004 Designer's Reference Manual, USA
- [5] National Instruments, Analog/Interface Data Book, summer 1999 edition.