# R-2R Digital-to-Analog Converter: Analysis and Practical Design Considerations 

Dimitar P. Dimitrov ${ }^{1}$


#### Abstract

The following article is an attempt to describe the rudiments of $R-2 R$ structures in reverse connection and their application in D/A converters. Analysis of R-2R ladders is made simple and intuitive by using Thevenin equivalent circuits. Formulae expressing all the basic properties of $R-2 R$ structures are derived using this approach. Practical design considerations are also discussed in great detail. To prove the theoretical analysis, test structures are designed and fabricated in $1.0 \mu \mathrm{~m}$ and $0.6 \mu \mathrm{~m}$ double-poly, double-metal CMOS processes. Experimental results are then analyzed.


Keywords - ADC, R-2R, mixed-signal, CMOS

## I. Introduction

R-2R structures of digital-to-analog converters (DAC) are very popular for their simplicity. For a DAC with a resolution of N bits $2 \mathrm{~N}+1$ resistors and 2 N switches are necessary. In addition, only two resistor values are needed: R and 2 R . Moreover, since $2 R=R+R$ (and vice versa: $R=2 R / / 2 R$ ), only one resistor value is actually required. Thus the entire $\mathrm{R}-2 \mathrm{R}$ ladder is implemented as an array of equal resistors.

There are two basic types of R-2R DACs [1] [2] [3]:

- current mode (current steering).
- voltage mode ( $\mathrm{R}-2 \mathrm{R}$ ladder in inverse connection).

The current mode DAC has been considered as the traditional approach. In this approach, the R-2R ladder is used to produce a set of binary-weighted currents whose sum is then converted to voltage (Fig.1)


Fig. 1. Current mode R-2R DAC
The voltage at the output of the current-mode DAC is Eq. 1:

$$
\begin{equation*}
V_{O U T}=-R_{F} \times \sum_{k=0}^{k=2^{n-1}} I_{k}=-V_{R E F} \times \frac{R_{F}}{2 R} \times D \tag{1}
\end{equation*}
$$

Where D is the digital word applied to the converter:

[^0]$$
\mathrm{D}=\left(\mathrm{b}_{\mathrm{N}-1} \times 2^{\mathrm{N}-1} ; \mathrm{b}_{\mathrm{N}-2} \times 2^{\mathrm{N}-2} ; \ldots . \mathrm{b}_{1} \times 2^{1} ; \mathrm{b}_{0} \times 2^{0}\right)
$$

An important disadvantage of the current mode $\mathrm{R}-2 \mathrm{R}$ structures is the need for an operational amplifier that performs the current-to-voltage conversion.
The opamp itself introduces errors such as offset voltage, limited slew rate, limited output swing, etc.
The output of the voltage-mode R-2R DAC is voltage, so no opamp is needed provided the load impedance is high enough, which is usually the case in CMOS circuits.
In this article, the long-neglected voltage-mode R-2R DAC is discussed in some more detail. Expressions are derived for all the basic properties of the R-2R ladders by means of Thevenin equivalent circuits. The emphasis is on the practical design considerations and design methodology.
The rudiments of R-2R ladder in voltage mode are discussed in Section II.
Errors and error sources are dealt with in Section III Experimental results are given in Section IV.

## II. The voltage-mode R-2R DAC

Fig. 2 shows a network of N cascaded R-2R links, numbered from 0 to $\mathrm{N}-1$.


Fig. 2. The voltage mode R-2R DAC
Note that in contrast to the current-steering ladder, the basic $\mathrm{R}-2 \mathrm{R}$ links are connected in reverse order.
A terminating resistor of value R is connected to the leftmost link (numbered 0 ), so that the equivalent impedance seen to the left each link is exactly R and the equivalent impedance seen at the output node $\mathrm{V}_{\mathrm{N}-1}$ is also R .
The Thevenin equivalent circuit for an arbitrary $R-2 R$ link is shown in Fig. 3


Fig. 3. Thevenin equivalent circuit of the voltage mode R-2R DAC

For an arbitrary link K, the following expression holds:

$$
\begin{equation*}
V_{K}^{t h}=\frac{V_{N-1}^{t h}}{2}+b i t_{K} \times \frac{V_{R E F}}{2} \rightarrow{\text { for } . . . b i t_{K}}^{(0,1)} \tag{2}
\end{equation*}
$$

The index "th" stands for "Thevenin" equivalent circuit. Applying this recurrent formula to the entire chain of N basic links, numbered from 0 to $\mathrm{N}-1$, yields the voltage at the last node (the output of the DAC) Eq. 3

$$
\begin{align*}
& V_{\text {OUT }}=V_{N-1}=b_{N-1} \times \frac{V_{\text {REF }}}{2^{1}}+b_{N-2} \times \frac{V_{R E F}}{2^{2}}+\ldots \ldots+b_{0} \times \frac{V_{\text {REF }}}{2^{N}}  \tag{3}\\
& =\frac{V_{R E F}}{2^{N}} \times D
\end{align*}
$$

where D is the digital code applied:

$$
\mathrm{D}=\left(\mathrm{b}_{\mathrm{N}-1} \times 22^{\mathrm{N}-1} ; \mathrm{b}_{\mathrm{N}-2} \times 2{ }^{\mathrm{N}-2} ; \ldots . \mathrm{b}_{1} \times 2{ }^{1} ; \mathrm{b}_{0} \times 2^{0}\right) .
$$

In summary, the entire $\mathrm{R}-2 \mathrm{R}$ ladder can be replaced with a Thevenin equivalent circuit with equivalent open-circuit voltage $\mathrm{V}_{\text {OUT }}$ and output impedance $\mathrm{Z}_{\text {OUT }}, \mathrm{Eq}$ (4):

$$
\begin{align*}
& V_{\text {OUT }}=\frac{V_{\text {REF }}}{2^{N}} \times D  \tag{4}\\
& Z_{\text {OUT }}=R
\end{align*}
$$

## Power consumption

A point worth mentioning is that in contrast to the current-modeR-2R ladder, the power consumption of the voltagemode R-2R ladder is not constant but varies with the code applied.

For all bits $=$ " 0 " power consumption is also zero (all 2 R resistors are connected to GND). When only one bit is " 1 " the consumption is $\mathrm{V}_{\text {REF }} / 3 \mathrm{R}$. Maximum consumption occurs at codes 010101... 01 and 101010... 11 (Fig. 4)


Fig. 4. The load applied to the reference source
If the number of $\mathrm{R}-2 \mathrm{R}$ links (i.e. number of bits) is large enough, the problem can be simplified by assuming that the contribution of the resistors R01 and RT is negligible in comparison to all the other resistors. Then all nodes across lines $A-A$ and $B-B$ would be at potentials $V_{A}$ and $V_{B}$ respectively. Thus the impedance seen by the reference is:

$$
\begin{equation*}
R_{E}=\frac{2 R \times 2}{N}+\frac{R}{N}+\frac{2 R \times 2}{N}=\frac{9 R}{N} \tag{5}
\end{equation*}
$$

And the current flowing out of the reference is:

$$
\begin{equation*}
I_{V R E F}=\frac{V_{R E F}}{R_{E}}=V_{R E F} \times \frac{N}{9 R} \tag{6}
\end{equation*}
$$

This formula is accurate if the number of bits is large enough. For N more than or equal to 8 bits the error is less than $10 \%$.

The power consumed from the digital supply is actually zero, since no current flows through the switch gates.

## III. ERROR SOURCES IN VOLTAGE-MODE R-2R DAC

## Effects of tolerances and device mismatch

Device mismatch is the major source of error in any DAC. The stochastic matching between two identically designed resistors is defined as the standard deviation of the normal distribution for the relative difference $\delta_{\mathrm{R}}$.

$$
\begin{equation*}
\delta_{R}=\frac{\Delta R}{R} \tag{7}
\end{equation*}
$$

The matching of two identically designed resistors with size $\mathrm{W} \times \mathrm{L}$ is described by the following model [4]:

$$
\begin{equation*}
\delta_{R}=\frac{A_{R}}{\sqrt{W \times L}} \tag{8}
\end{equation*}
$$

where $A_{R}$ is a process-dependent matching parameter.
The influence of device mismatch of each R-2R link increases as its rank in the ladder increases. The Differential Nonlinearity (DNL) and the Integral Nonlinearity (INL) are likely to reach their maximum around the major carry points that involve the most significant bit (i.e transitions like 0111... 111 -> 1000...000). The worst case occurs when all resistors are at their minimum (maximum) values and only the 2 R resistor of the most significant bit $\left(\mathrm{b}_{\mathrm{N}-1}\right)$ is at its maximum (minimum) value.

$$
\begin{align*}
& R=R-\Delta R=R\left(1-\delta_{R}\right) \\
& 2 R_{\text {BITN-1 }}=2(R+\Delta R)=2 R\left(1+\delta_{R}\right) \tag{9}
\end{align*}
$$

The equivalent Thevenin circuit is shown in Fig. 5


Fig. 5. The effect of device mismatch
Using this circuit the absolute values of DNL and INL can be expressed in terms of least-significant bits:

$$
\begin{align*}
& D N L=2^{N} \times \delta_{R}  \tag{10}\\
& I N L=2^{N-1} \times \delta_{R} \tag{11}
\end{align*}
$$

## Switch imperfection

a) On-resistance of closed switches. The on-resistance of a closed switch adds to the resistance of the corresponding 2 R resistor. That is, its actual value becomes $\mathrm{Ra}=2 \mathrm{R}+\mathrm{R}_{\mathrm{ON}}$. Since the value of $R$ resistors is not affected by switches, the actual division ratio of the basic $\mathrm{R}-2 \mathrm{R}$ link changes, resulting in integral and differential nonlinearity.
The equivalent Thevenin circuit with $\mathrm{R}_{\mathrm{ON}}$ included is shown in Fig. 6.


Fig. 6 - The influence of the switches
With $\mathrm{R}_{\mathrm{ON}}$ included, the expressions for DNL and INL are (in terms of LSB):

$$
\begin{align*}
& D N L=2^{N} \times\left(-\delta_{R}-\frac{R_{O N}}{4 R}\right)  \tag{11}\\
& I N L=2^{N} \times\left(\frac{4 R \times \delta_{R}-R_{O N}}{8 R+2 R_{O N}}\right) \tag{12}
\end{align*}
$$

Note that since $\delta_{\mathrm{R}}$ can be either positive or negative, the first term in the brackets in Eq. (11) and (12) can also be either positive or negative. However, $\mathrm{R}_{\mathrm{ON}}$ is always positive.
b) Switch leakage. Since every $2 R$ resistor is connected either to $\mathrm{V}_{\text {REF }}$ or to GND, which are both low impedance nodes, the leakage currents flow into $\mathrm{V}_{\text {REF }}$ or into GND rather than into the resistor array. That is why switch leakage currents do not affect DAC performance provided the reference source is low ohmic. Tests of real devices show that the effect of switch leakage is negligible.

## Poor layout

Poor layout can significantly spoil device matching, thus leading to INL and DNL. Straight-forward layout (devices in a row) is the simplest and most compact way to place a set of resistors. However, it is prone to process deviations along the wafer. A layout with one axis of symmetry can significantly compensate for process deviations along this axis. A layout which is symmetrical in respect to two axes of symmetry (common-centroid layout) can effectively compensate for the process deviations along both the horizontal and the vertical axes at the price of an increased die area and an elaborate interconnection scheme.

## Influence of the reference source

As mentioned above, the current flowing out of the reference source varies with the digital code applied. The changes in the current consumed cause changes in the voltage drop across the output impedance $\mathrm{R}_{\mathrm{I}}$ of the reference. These code-dependent voltage drops result in integral nonlinearity. The error caused by this parasitic voltage drop is:

$$
\begin{equation*}
\delta_{V R E F}=\frac{\Delta V_{\text {REF }}}{V_{R E F}}=\frac{R_{I}(N-3)}{9 R} \tag{13}
\end{equation*}
$$

A fact which is often neglected at the layout phase is that the wires connecting the converter to the reference source and to ground also have parasitic resistance, which adds to the output impedance of the reference source.

## Influence of the load impedance

As shown in Fig. 3 and Eq. 3, the voltage mode R-2R DAC can be represented by its equivalent Thevenin circuit, which has an open-circuit ideal voltage source and output impedance $\mathrm{Z}_{\mathrm{O}}$. When a finite load impedance $\mathrm{Z}_{\mathrm{L}}$ is applied, the actual output voltage is:

$$
\begin{equation*}
V_{\text {OUT }}=V_{R E F} \times D \times \frac{Z_{L}}{Z_{L}+Z_{O}} \tag{14}
\end{equation*}
$$

All codes are attenuated by the same factor. That is, the finite load impedance causes an additional gain error expressed in Eq. 12

## IV. EXPERIMENTAL RESULTS

The voltage-mode DAC shown in Fig. 2 was fabricated in $1.0 \mu \mathrm{~m}$ and $0.6 \mu \mathrm{~m}$ double-poly, double-metal CMOS processes. Several R-2R structures were prepared for a resolution of 12,10 and 8 bits. To check the influence of the layout, three different layout schemes were employed for the 8 -bit DAC. Every effort was made at the layout phase to ensure good device matching and to keep the lengths of the interconnecting wires equal. Tests were performed by means of a special test kit and a KEITHLY 2000 digital voltmeter. The test results are given in Fig. 7 - Fig. 10. The minimum measured values are in blue, the maximum measured values are in red. The increase of both INL and DNL at the major carry point is easily seen. Device mismatch is the major source of error in voltage-mode R-2R DAC. The errors of the converters are actually determined by the mismatch of the two most significant bits. As predicted by Eq. 10 and Eq. 11, for the same device mismatch, the DNL is (in terms of LSB) twice as big as INL. If DNL is higher than 1 LSB the conversion monotonicity is not guaranteed. The improvement of conversion linearity (both INL and DNL) for the symmetrical layouts (one axis of symmetry and commoncentroid) as compared to the straightforward layout is partially due to the fact that in symmetrical layout schemes devices are split into several unit devices whose total area is larger than the area of the straight-forward layout. Test results are summarized in Table I:

Table I
MEASURED R-2R DAC nonLineareity

| DAC type: process and <br> layout scheme | INL [LSB] | DNL [LSB] |
| :---: | :---: | :---: |
| 12-bit; $1 \mu \mathrm{~m}$ CMOS <br> common-centroid layout | 1,5 | 2,6 |
| 10 -bit; $1 \mu \mathrm{~m}$ CMOS <br> one axis of symmetry | 0,6 | 1,1 |
| 8-bit; $1 \mu \mathrm{~m}$ CMOS <br> one axis of symmetry | 0,18 | 0,32 |
| 8-bit; $0,6 \mu \mathrm{~m} \mathrm{CMOS}$ <br> straightforward layout | 0,11 | 0,22 |
| 8-bit; $0,6 \mu \mathrm{~m}$ CMOS <br> one axis of symmetry | 0,09 | 0,17 |
| 8 -bit; $0,6 \mu \mathrm{~m}$ CMOS <br> common-centroid layout | 0,05 | 0,09 |

## V. CONCLUSIONS

The voltage-mode R-2R DAC (R-2R in reverse connection) has been discussed in this article as an effective way to circumvent the problems associated with the opamp in current-mode R-2R DACs. Theoretical analysis using Thevenin equivalent circuits has been proposed that gives insight into the voltage-mode R-2R DAC operation. The derived expressions have been proved by means of design experiment. Experimental results agree with the formulae derived in Section II. Ways to reduce the INL and DNL by means of proper layout techniques have also been discussed in brief.


Fig. 7. INL of 12-bit R-2R DAC


Fig. 8. DNL of 12-bit R-2R DAC


Fig. 9. INL of 8-bit R-2R DAC; Common-centroid layout


Fig. 10. INL of 8-bit R-2R DAC; Common-centroid layout


Fig. 11. Die photograph of $12-\mathrm{Bit} \mathrm{DAC}, 1 \mu \mathrm{~m}$ CMOS process


Fig. 12. Die photograph of 8 -Bit DAC, $0.6 \mu \mathrm{~m}$ CMOS process; Straight-forward layout

## References

[1] Mikael Gustavsson, J. Jacob Wikner, Nianxiong Nick Tan, "CMOS Data Converters for Communications", Kluwer Academic Publishers, 2002, pp. 64-79.
[2] R. Jacob Baker "CMOS, Mixed-Signal Circuit Design", WileyIEEE Press, July 2002
[3] David A. Johnes, Ken Martin, "Analog Integrated Circuit Design", John Wiley \& Sons, 1997, pp. 507-11.
[4] Marcel J. M. Pelgrom, Aad C. J. Duinmaijer, Anton P. G. Welber,s "Matching propertries of MOS transistors", IEEE JSSC, vol. SC-24, October 1989, pp. 1433-39
[5] John A. Schoeff, "An inherently Monotonic 12 Bit DAC", IEEE JSSC vol. SC-14, December 1979


[^0]:    ${ }^{1}$ Dimitar P. Dimitrov works at Melexis-Bulgaria Ltd.
    84 Ami Boue Str., 1612 Sofia, Bulgaria
    e-mail: ddi@melexis-bg.com

