

Sequential Symbol Synchronizers based on Pulse Comparison by Positive Transitions at Quarter Rate

Antonio D. Reis^{1,2}, Jose F. Rocha¹, Atilio S. Gameiro¹ and Jose P. Carvalho²

Abstract – This work presents the synchronizer based on pulse comparison, between variable and fixed pulses.

This synchronizer has two variants, one operating by both transitions at the bit rate and other operating by positive transitions at quarter rate. Each variant has two versions namely the manual and the automatic.

The objective is to study the four synchronizers and evaluate their output jitter UIRMS (Unit Interval Root Mean Square) versus input SNR (Signal Noise Ratio).

Keywords – Synchronism in Digital Communications

I. INTRODUCTION

This work studies the sequential symbol synchronizer, with a phase comparator based on a pulse comparison, between a variable pulse P_v and a fixed reference pulse P_f .

The synchronizer has four types supported in two variants one operating by both transitions at the bit rate and other operating by positive transitions at quarter rate [1, 2, 3, 4, 5].

The variant at the rate has two versions namely the manual (b-m) and automatic (b-a). The variant at quarter rate has two versions namely the manual (p-m/4) and automatic (p-a/4).

The difference between them is in the phase comparator since the other blocks are equal [6, 7, 8, 9, 10, 11, 12].

The error pulse P_e ($P_v - P_f$) controls the VCO (Voltage Controlled Oscillator) to synchronize with the input data. The VCO output is the clock, with good quality, that samples appropriately the input data and retimes its bit duration.

Fig.1 shows the blocks of the symbol synchronizer.




Fig.1 Synchronizer based on pulse comparison

K_f is the phase comparator gain, $F(s)$ is the loop filter, K_o is the VCO gain and K_a is the loop gain factor that controls the root locus and then the loop characteristics.

In priori and actual-art state was developed various synchronizers, now is necessary to know their performance.

The motivation of this work is to create new synchronizers

and to evaluate their performance with noise. This contribution increases the knowledge about synchronizers.

Following, we present the variant both transitions at rate with their manual (b-m) and automatic (b-a) versions. Next, we present the variant positive transitions at quarter rate with their manual (p-m/4) and automatic (p-a/4) versions.

After, we present the design and tests. Then, we present the results. Finally, we present the conclusions.

II. SYNCHRONIZERS OPERATING AT THE RATE

The synchronizer with its phase comparator operates, here, by both transitions at the data transmission rate.

This variant has the manual (b-m) and automatic (b-a) versions, the difference is in phase comparator. The variable pulse P_v , produced by the first flip flop with exor, is equal in the two versions, but the fixed pulse P_f is different [1, 2].

A. Both transitions, at the rate and manual

The manual version has a phase comparator, where the fixed pulse P_f is produced by an exor with a delay $\Delta t = T/2$, that needs a previous manual adjustment (Fig.2)




Fig.2 Synchronizer both at the rate and manual (b-m)

The variable pulse P_v minus the fixed pulse P_f ($P_v - P_f$) determines the error phase that controls the VCO.

Fig.3 shows the waveforms of the synchronizer operating at the rate and manual version.




Fig.3 Waveforms of the synchronizer at the rate and manual

The error pulse P_e diminishes and disappear at the equilibrium point.

¹Antonio D. Reis, Jose F. Rocha and Atilio S. Gameiro are with Dep. Electrónica, Universidade Aveiro / Instituto Telecomunicações, 3800 Aveiro, Portugal, E-mail: amg@det.ua.pt; frocha@det.ua.pt.

²Antonio D. Reis and Jose P. Carvalho are with the Dep. Física, Universidade da Beira Interior Covilhã / Unidade Detecção Remota, 6200 Covilhã, Portugal, E-mail: adreis@ubi.pt; pacheco@ubi.pt.

B. Both transitions, at the rate and automatic

The automatic version has a phase comparator where the fixed pulse Pf is produced automatically by the second flip flop with exor, without previous adjustment (Fig.4).




Fig.4 Synchronizer both at the rate and automatic (b-a)

The variable pulse Pvp minus the fixed pulse Pf (Pv-Pf) determines the error phase that controls the VCO.

Fig.5 shows the waveforms of the synchronizer operating at the rate and automatic version.




Fig.5 Waveforms of the synchronizer at the rate and automatic

The error pulse Pe don't disappear, but the variable area Pvp is equal to the fixed one Pfp at the equilibrium point.

III. SYNCHRONIZERS OPERATING AT QUARTER RATE

The synchronizer with its phase comparator operates, here, by positive transitions at quarter data transmission rate.

This variant has the manual (p-m/4) and the automatic (p-a/4) versions, the difference is only in the phase comparator. The variable pulse Pvp, based in the four first flip flops with multiplexer, is equal in the two versions, but the fixed pulse Pfp is produced from a different way [3, 4].

A. Positive transitions, at quarter rate and manual

The manual version has a phase comparator, where the fixed pulse Pf is produced by an exor with a delay $\Delta t = T/2$, that needs a previous manual adjustment (Fig.6).




Fig.6 Synchronizer positive at quarter rate and manual (p-m/4). The variable pulse Pvp minus the fixed pulse Pf (Pv-Pf) determines the error phase that controls the VCO.

Fig.7 shows the waveforms of the synchronizer operating at quarter rate and manual version.




Fig.7 Waveforms of the synchronizer at quarter rate and manual

The error pulse Pe diminishes and disappear at the equilibrium point

B. Positive transitions, quarter rate and automatic

The automatic version has a phase comparator, where the fixed pulse Pf is produced automatically by the second flip flops and multiplexer with exor, without previous adjustment (Fig.8).




Fig.8 Synchronizer positive at quarter rate and automatic (p-a/4)

The variable pulse Pvp minus the fixed pulse Pf (Pv-Pf) determines the error phase that controls the VCO.

Fig.9 shows the waveforms of the synchronizer at quarter rate and automatic version.




Fig.9 Waveforms of the synchronizer at quarter rate and automatic

The error pulse P_e don't disappear but the positive area is equal to the negative at the equilibrium point.

IV. DESIGN, TESTS AND RESULTS

We will present the design, the tests and the results of the referred synchronizers [5].

A. Design

To get guaranteed results, it is necessary to dimension all the synchronizers with equal conditions. Then it is necessary to design all the loops with identical linearized transfer functions.

The general loop gain is $K_l = K_d \cdot K_o = K_a \cdot K_f \cdot K_o$ where K_f is the phase comparator gain, K_o is the VCO gain and K_a is the control amplification factor that permits the desired characteristics.

For analysis facilities, we use a normalized transmission rate $t_x = 1 \text{ baud}$, what implies also normalized values for the others dependent parameters. So, the normalized clock frequency is $f_{CK} = 1 \text{ Hz}$.

We choose a normalized external noise bandwidth $B_n = 5 \text{ Hz}$ and a normalized loop noise bandwidth $B_l = 0.02 \text{ Hz}$. Later, we can disnormalize these values to the appropriated transmission rate t_x .

Now, we will apply a signal with noise ratio SNR given by the signal amplitude A_{ef} , noise spectral density N_o and external noise bandwidth B_n , so the $SNR = A_{ef}^2 / (N_o \cdot B_n)$. But, N_o can be related with the noise variance σ_n and inverse sampling $\Delta\tau = 1/\text{Samp}$, then $N_o = 2\sigma_n^2 \cdot \Delta\tau$, so $SNR = A_{ef}^2 / (2\sigma_n^2 \cdot \Delta\tau \cdot B_n) = 0.5^2 / (2\sigma_n^2 \cdot 10^{-3} \cdot 5) = 25/\sigma_n^2$.

After, we observe the output jitter UI as function of the input signal with noise SNR. The dimension of the loops is

- 1st order loop:

The loop filter $F(s) = 1$ with cutoff frequency 0.5 Hz ($B_p = 0.5 \text{ Hz}$ is 25 times bigger than $B_l = 0.02 \text{ Hz}$) eliminates only the high frequency, but maintain the loop characteristics.

The transfer function is

$$H(s) = \frac{G(s)}{1+G(s)} = \frac{KdKoF(s)}{s + KdKoF(s)} = \frac{KdKo}{s + KdKo} \quad (1)$$

the loop noise bandwidth is

$$B_l = \frac{KdKo}{4} = Ka \frac{KfKo}{4} = 0.02 \text{ Hz} \quad (2)$$

Then, for the analog synchronizers, the loop bandwidth is $B_l = 0.02 = (Ka \cdot K_f \cdot K_o) / 4$ with ($K_m = 1$, $A = 1/2$, $B = 1/2$; $K_o = 2\pi$)

$$(Ka \cdot Km \cdot A \cdot B \cdot K_o) / 4 = 0.02 \rightarrow Ka = 0.08 \cdot 2 / \pi \quad (3)$$

For the hybrid synchronizers, the loop bandwidth is

$B_l = 0.02 = (Ka \cdot K_f \cdot K_o) / 4$ with ($K_m = 1$, $A = 1/2$, $B = 0.45$; $K_o = 2\pi$)

$$(Ka \cdot Km \cdot A \cdot B \cdot K_o) / 4 = 0.02 \rightarrow Ka = 0.08 \cdot 2.2 / \pi \quad (4)$$

For the combinational synchronizers, the loop bandwidth is $B_l = 0.02 = (Ka \cdot K_f \cdot K_o) / 4$ with ($K_f = 1/\pi$; $K_o = 2\pi$)

$$(Ka \cdot 1/\pi \cdot 2\pi) / 4 = 0.02 \rightarrow Ka = 0.04 \quad (5)$$

For the sequential synchronizers, the loop bandwidth is

$B_l = 0.02 = (Ka \cdot K_f \cdot K_o) / 4$ with ($K_f = 1/2\pi$; $K_o = 2\pi$)

$$(Ka \cdot 1/2\pi \cdot 2\pi) / 4 = 0.02 \rightarrow Ka = 0.08 \quad (6)$$

The jitter depends on the RMS signal A_{ef} , on the power spectral density N_o and on the loop noise bandwidth B_l .

For analog PLL the jitter is

$$\sigma_j^2 = B_l \cdot N_o / A_{ef}^2 = B_l \cdot 2 \cdot \sigma_n^2 \cdot \Delta\tau = 0.02 \cdot 10^{-3} \cdot 2 \cdot \sigma_n^2 / 0.5^2 = 16 \cdot 10^{-5} \cdot \sigma_n^2$$

For the others PLLs the jitter formula is more complicated.

- 2nd order loop:

The second order loop is not shown here, but the results are identical to the ones obtained above for the first order loop.

B. Tests

The following figure (Fig.10) shows the setup that was used to test the various synchronizers.




Fig.10 Block diagram of the test setup

The receiver recovered clock with jitter is compared with the emitter original clock without jitter, the difference is the jitter of the received clock.

C. Jitter measurer (Meter)

The jitter measurer (Meter) consists of a RS flip flop, which detects the random variable phase of the recovered clock (CKR), relatively to the fixed phase of the emitter clock (CKE). This relative random phase variation is the recovered clock jitter (Fig.11).

