# Comparative Analysis of the Methods of Defining the Switching Losses in Class D Audio Amplifier - part 1. 

Plamen Angelov ${ }^{1}$ Dimitar Yudov ${ }^{2}$


#### Abstract

The aim of the proposed article is to make a comparative analysis of the switching losses in power stage Class D amplifiers. This method uses specific parameters of the output stage, whose aim is to define the output efficiency. Out of the numerical experiments we can adequately identify the switching losses of the output stage according to the type of the output transistors. The results obtained in this scientific experiment relate to type Dual N-Channel Enhancement Mode Field Effect Transistor AO4916.


Keywords - switching losses, switching frequency

## I.Introduction

In this article several numerical experiments are conducted to determine the output switching losses in the audio output stage class D. The methods used for analysis and evaluation are based on already known computational methods by which we identify the switching losses in the power stage transistors. These losses are defined by changing the load current. In order to maximize the accuracy of the results several studies have been conducted, such as:

- Numerical experiment to identify the switching losses at various values of the load current;
- Numerical experiment to identify the switching losses at various values of the switching frequency;
- Numerical experiment to identify the switching losses during concomitant modification of the two parameters - load current and switching frequency;
- Comparison of the results for each of the two studies according to known methods for assessment.


## II. ANALYSIS OF THE METHODS FOR DETERMINING THE SWITCHING LOSSES

A point of particular interest is the simulated comparison research of the switching losses of two of the known methods [1], [2]. With reference to expression.1, we know that the output losses [5] are defined as the sum of the: switching losses + conduction losses + Gate losses.

$$
\begin{equation*}
P_{\text {total }}=P_{\text {sw }}+P_{\text {cond }}+P_{\text {gate }} \tag{1}
\end{equation*}
$$

[^0]where: $P_{\text {sw }}$ - switching losses; $P_{\text {cond }}$ - conduction losses; $P_{\text {gate }}$ gate losses.
This means that the switching losses are only one component for defining the complex losses. The comprehensive scientific analysis will show that they can be compared using various methods for assessing the switching losses [3], [4], [5]. In order to determine these losses there are two known methods of assessment. These methods take into account parameters such as: power supply, drain current and conduction resistor. The first published method [5] argues that the value of the switching losses is determined by the expression:
\[

$$
\begin{equation*}
P_{s w_{1}}=C_{o s s} \cdot U^{2}{ }_{d d} \cdot f_{s w}+I_{d} \cdot U_{d s} \cdot t_{f} \cdot f_{s w} \tag{2}
\end{equation*}
$$

\]

Another expression extends the analysis and defines the same losses but in the form:

$$
\begin{align*}
& P_{s w_{2}}=\left[0,5 . I_{d} \cdot U_{d d} \cdot\left(t_{r}+t_{f}\right) \cdot f_{s w}\right]+\ldots \\
& \ldots+\left[0,5 \cdot C_{o s s} \cdot U^{2}{ }_{d d} \cdot f_{s w}\right]+\ldots  \tag{3}\\
& \ldots+\left[K \cdot 0,5 \cdot Q_{r r} \cdot U_{d d} \cdot f_{s w}\right]
\end{align*}
$$

where: $C_{\text {oss }}$ - output switching capacity; $U_{d d}$ - DC power supply; $f_{s w}$ - switching frequency; $I_{d}$ - maximum drain current; $U_{d s}$ - maximum drain-source voltage; $t_{r}$ - rise time to switch on the transistor; $t_{f}$ - fall time to switch off the transistor; $Q_{r r}$ - reverse ratio output charge; $K$ - static coefficient defined by the working temperature and value of the charge $Q_{r r}$.

Considering the second expression we realize that the size of the charge $Q_{r r}$ depends on the fast diode connected in parallel between the source-drain (D-S) of the switching transistor. This diode is included in reverse direction to the terminals DS which protect the transistors from reverse voltage. $Q_{r r}$ charge is defined for the time of obstruction of the


Fig.2. Diode current $i(t)$ as a function of $Q_{r r}$
diodes $t_{r}$ - Figure 2, by the expression:

$$
\begin{equation*}
Q_{r r}=\frac{1}{t_{r r}} \cdot \int_{0}^{t_{r r}} i_{r r}(t) \cdot d t \tag{4}
\end{equation*}
$$

Besides this charge, in the second expression 2, two additional parameters are introduced: coefficient $K$ and reverse ratio output charge $Q_{r r}$. It is expected that these two parameters will increase the accuracy to identify the switching losses. Whether this is correct or not will be determined after the experiment defining the switching losses when changing any of the participating parameters. To conduct numerical experiments we need to determine the limits of the supply voltage. The magnitude of this voltage is determined by the expression:

$$
\begin{equation*}
U_{\text {dd }}=2 \cdot \frac{\sqrt{2 \cdot P_{\text {out }} \cdot R_{\text {load }}}}{M}+U_{d s_{\text {st }}} \tag{5}
\end{equation*}
$$

where: $P_{\text {out }}$ - is a output power of the stage; $R_{\text {load }}$ - load; $M=2,2 . \delta=2,2 .(t i / T)$ - duty cycle; $U d s_{\text {sat }}=(0,1-0.3) \mathrm{V}$

From Eq.5. the maximum supply voltage can be determined. For this reason the first numerical experiment will determine the output voltage modification with change of the output power at constant load $R_{\text {load }}$.

On the other hand carrying out a numerical experiment requires pre-selection of the switching transistors. For the purposes of the scientific experiment we selected parameters for the Dual N-Channel Enhancement Mode Field Effect Transistor AO4916 with base parameters [6]: $V_{d s}=30 \mathrm{~V}$; $I_{d m a x}=8.5 \mathrm{~A}(\mathrm{Vgs}=10 \mathrm{~V}) C_{o s s}=190 p F ; Q_{r r}=9.2 n Q$.

## III. NUMERICAL EXPERIMENTS AND DISCUSSION

## A. Numerical experiments to define the maximum power supply

To carry out the numerical simulation it is necessary to define the limits of the voltage supply at a constant frequency. This limitation will follow from the maximum parameters of the selected transistor voltage $V_{d s}=30 \mathrm{~V}$, which will determine the maximum output power. This means that exploring the modification of the output voltage will limit the voltage supply $U_{d d}=30 \mathrm{~V}$. We will make examination by conducting the numerical experiment with the following data: $R_{\text {load }}=4 \Omega ;: P_{\text {out }}=(1-30) W ; \delta=(1-85) \%$ Applying these values to expression 5 we will get the results shown in Fig.3.

From those numerical experiments the maximum permissible value of the supply voltage $U_{d d}=30 \mathrm{~V}$ is obtained at which the maximum output power is limited to the value of $P_{\text {outmax }}=15 \mathrm{~W}$.

The resulting value will be used to limit the subsequent experiments. From the output power we will determine the maximum drain current by the expression:

$$
\begin{equation*}
I_{d \max }=\frac{2 \cdot P_{o u t \max }}{U_{d d}} \tag{6}
\end{equation*}
$$

Replacement the values of output power and supply voltage we obtained:

$$
I_{d \max }=\frac{2 \cdot 15}{30}=1 \mathrm{~A}
$$

The maximum value of the $U_{d d}=30 \mathrm{~V}, P_{\text {outmax }}=15 \mathrm{~W}$ and drain current $I_{\text {dmax }}=1 \mathrm{~A}$ will be used to limit the subsequent experiments.


Fig.3. Numerical experiment to define the maximum output power

## B. Numerical experiment to define the switching losses with different drain current



Fig.4. Numerical experiment to define the switching losses $P_{\text {sw1 }}$ and $P_{s w 2}$ with different load current

For the purposes of the scientific experiment, let's keep constant two parameters: the maximum voltage supply $U_{d d}=30 \mathrm{~V}$ and the switching frequency $f_{s w}=200 \mathrm{kHz}$. Then we will determine the load current modification. The purpose of the program testing is comparison of switching losses $P_{s w}$ on the both known methods (Expression 1 and expression 2) [5] The obtained result is shown in fig.4. In the research area there is a relatively small change of the $P_{\text {sw } 1}$. We also notice that the switching losses $P_{\text {sw1 }}$ remain relatively constant, the equivalent values show a slight discrepancy $P_{s w 2}$ resulting from a change of the load current. Additional parameters of the study are $C_{o s s}=190 \mathrm{pF} ; U_{d d}=30 \mathrm{~V} ; I_{d}=0,1-1 \mathrm{~A} ; t_{r}=t_{f}=10 \mathrm{~ns}$
C. Numerical simulation to identify the switching losses to amend the operating frequency

In this numerical simulation it is necessary to determine the limits of the frequency at the supply voltage. To conduct the scientific experiments we choose the maximum frequency to be limited to $f_{s w}=(40-800) \mathrm{kHz}$ at a voltage supply $U_{d d}=30 \mathrm{~V}$. The value of this voltage is selected by the restrictive conditions for use of a transistor. The result of the numerical simulation of two expressions (expression 2 and expression 3) to change the working frequency is shown in Fig.5.


Fig.5. Numerical experiment to define the switching losses $P_{\text {sw } 1}$ and $P_{s w 2}$ with different frequency $f_{s w}$

From here we can define the following conclusion: While the first numerical experiment is reported in a large discrepancy in the initial values of load current, here inverse relationship is observed. At low frequency both expressions derived approximately the same result. The additional parameters of the study are: $C_{o s s}=190 \mathrm{pF} ; U_{d d}=30 \mathrm{~V} ; I_{d}=1 \mathrm{~A}$; $t_{r}=10 \mathrm{~ns} ; \mathrm{t}_{f}=10 \mathrm{~ns}$

Examination also shows that changing the operating frequency significantly affects the growth of the switching losses. To avoid this shortcoming I recommend working frequencies below 400 kHz .


Fig.6. Numerical simulation of the switching losses $P_{\text {sw1 }}$ with different switching frequency $f_{s w}$ and load current


Fig.7. Numerical simulation of the switching losses $P_{s w 2}$ with different switching frequency $f_{s w}$ and load current
D. Numerical simulation to identify the switching losses for the simultaneous amendment of the two parameters - Load current and operating frequency

For conducting the research we should comply with the restrictive conditions of a few experiments. This means that the variation in load current will be $I_{d}=(0,1-1) A$, while the frequency should be amended in the range $f_{s w}=(40-400) \mathrm{kHz}$. These results are shown in fig.6. and fig. 7 On fig. 6 are depicted the switching losses estimated at the first expression, until fig. 7 shows the result of expression 2 . The result obtained in both studies clearly shows the same variation of switching losses regardless of the chosen method. It is striking low divergence of results in minimum values of output current and maximum operating frequency.
E. Numerical simulation to identify the switching losses by changing the voltage supply


Fig.8. Numerical simulation of the switching losses $P_{s w 1}$ and $P_{s w 2}$ with parameter the voltage source.

For the purposes of the scientific experiment let us change the voltage supply varying by the value $U_{d d}=1-30 \mathrm{~V}$. On the other hand the switching frequency is $f_{s w}=200 \mathrm{kHz}$. The purpose of the numerical simulation is the comparison of the switching losses $P_{s w}$ on the both familiar mathematical expressions [1], [2].
The programmable result is shown in fig.8. The study shows a significant discrepancy between the results for $P_{\text {sw1 }}$ and $P_{s w 2}$ At low values of this voltage the results for $P_{s w 2}$ suggest low switching losses while the value of power around $U_{d d}=30 \mathrm{~V}$ readings are approaching a significant. Additional parameter of the numerical experiment is: $C_{\text {oss }}=190 \mathrm{pF}$; $U_{d d}=30 \mathrm{~V} ; I_{d}=0,1-1 A ; t_{r}=t_{f}=10 \mathrm{~ns}$. The conclusion is that within a range of the study values obtained for the switching losses differ significantly. Out of the experiments we observe a point of intersection of characteristics about voltage $U_{d d}=$ 30 V , but they are not allowed to be criteria for the assessment.

## F. Numerical simulation to identify the switching losses by changing the switching frequency

For the proper implementation of this numerical simulation it is necessary to set limits on the frequency at constant voltage. To conduct scientific experiments the limits of the operating frequency are consistent with practical PCM digital audio systems in the operation range $f_{s w}=40-800 \mathrm{kHz}$ In this case the power supply voltage is kept constant $U_{d d}=30 \mathrm{~V}$.


Fig.9. Numerical simulation of the switching losses $\mathrm{P}_{\mathrm{sw} 1}$ and $\mathrm{P}_{\mathrm{sw} 2}$
The exact value is selected from the data of the first experiment. The result obtained by the numerical simulation of expression 2 and expression 3 with changing the switching frequency is shown in fig.9.

From the result obtained we notice significant discrepancy of the results. From there we can define the following conclusion: The first numerical experiment shows that the reported values for $P_{\text {sw } 2}$ are lower or equal to $P_{\text {sw } 1}$, while the second switching losses $P_{s w 2}$ are reported as significantly lower. Additional parameter of the numerical experiment is: $C_{\text {oss }}=190 p F ; U_{d d}=30 \mathrm{~V} ; I_{d}=1 \mathrm{~A} ; t_{r}=10 \mathrm{~ns} ; t_{f}=10$

## IV. Conclusion

- In this numerical simulation it is necessary to determine the limits of the frequency at the supply voltage. In order to conduct the scientific experiments we choose the maximum frequency to be limited to fsw=(40800) kHz at a voltage supply of $\mathrm{Udd}=30 \mathrm{~V}$;
- While the first numerical experiment is reported in a large discrepancy in the initial values of load current, here we observe inverse relationship. At low frequency both expressions derived approximately the same result.
- There are minimal differences at low currents Id, but they can not be criteria for the assessment of the wall range;
- The outcomes of the research suggest that the results of both methods can be compared over a limited drain current Id> 0,2 A. This current is equal to one fifth of the maximum, which is defined by the moshtnosts output and supply voltage.


## References

[1] Eric Gaalaas Class D Audio Amplifiers: What, Why, and How Analog Devices 2007;
[2] Richard.G.Ruehs Motorola High audio power amplifier with short circuit protection Motorola 1985;
[3] National Semiconductor LM4651 \& LM4652 Overture ${ }^{\text {TM }}$ Audio Power Amplifier 170W Class D Audio Power Amplifier Solution 2000;
[4] Jorge Cerano "Class D Audio Amplifier Performance Relationship to MOSFET Parameters" IRF 2007;
[5] Jun Honda \& Jonathan Adams "Class D Audio Amplifier Basics" IRF 2007;
[6] Dual N-Channel Enhancement Mode Field Effect Transistor with Schottky Diode - AO4916 - Alpha \& Omega Semiconductor, Ltd.


[^0]:    ${ }^{1}$ Assist. Professor Plamen A. Angelov, Faculty of Computer Science and Engineering, Burgras Free University, 62 San Stefano Str., Burrgas-8001, Bulgaria, e-mail: pangelov@bfu.bg
    ${ }^{2}$ Professor Dr. Dimitar Yudov, Faculty of Computer Science and Engineering, Burgras Free University, 62 San Stefano Str., Burrgas8001, Bulgaria, e-mail: yudov@bfu.bg

